their causes and how to fix the various design rule checks (DRC) at lower technology node on block level as well as full chip level implementation while meeting the design rule with respect to latest ...

1. Added defects at lower technology node. The major factors which cause delayed defects in the design due to decreased geometries are: Process Variation, Cross Talk and Power Supply Noise effects.